Introduction
Much previous work has shown the advantages of hardwadsoftware partitioning in embedded system design. Hardwardsoftware partitioning divides an application into software rumring on a microprocessor and some number of coprocessors implemented in custom hardware. The custom hardware may be implemented as a new application-specific integrated circuit, but could instead be mapped to configurable logic, such as a field-programmable gate m a y (FPGA).
Advantages of such partitioning include order-of-magnitude improvements in performance (e.g., [ [37] .
The advent of single chip mirroprocessoriconfigurable-logic platform makes such partitioning even more attractive Nearly all hardwardsoftware partitioning approaches partition at the source code level. In particular, ihey partition during or even before compilation of the source program. From a purely technical point of view. the source code level is probably the best place to perform partitioning. However, successful technologies are not always based on the be:3t technical solution alone. Other considerations can play a critical role.
In this paper, we highlight previous work in traditional hardwardsoffware partitioning, and we describe tool flow problem that cause resistance to the adoption of such partitioning in commercial environments. We propose software binary partitioning as a solution to those problems. We show that binary partitioning can achieve results competitive with' source code partitioning, by drawing on previous work in decompilation. We point to fume work needed to make binary ~ partitioning even more competitive.
Previous Work
Hardwarelsoftware partitioning techniques have been proposed over the last decade, and several automated commercial products have recently appeared.
Early work by Gupta [30J focused on taking a behavioral hardware specification and moving non-critical regions to software, to reduce hardware cost. The behavioral specification was read into a synthesis internal format of a hierarchical controYdataflow graph, and then panitioned using antomated [26] was to compile C code to an architecture consisting of a general-purpose processor with a remnfigrable-datapath coprocessor. Proceler's product [29] compiles C code to a processor and an FF' GA coprocessor. Both used profiling information to detect and move critical software regions to the FF'GA. DEFACTO [E] partitions an application based on the intermediate format of the SUIF compiler [I] . The Cameron project [7] [10] uses a variation of C and maps to a platform consisting of a PC and a multimillion gate FPGA board. They use a compiler to extract massive parallelism of the critical loops and obtain speedups of several hundred times. Most partitioning work focuses on the performance benefits of such partitioning. Recent research has emphasized energy benefits also [21] [22] [32] [37] , achieved by using the performance speedup to put the system in a low power idle state for a longer period, or to scale down the system operating voltage while still meeting timing constraints.
Source versus Assembly Level Partitioning
All work mentioned above partitions either before software compilation (e.g., [15] [24]), or more commonly, as part of Figure ] (a). A compiler front-end reads the source code into an intermediate format, such as SUJF [I] . This intermediate format is annotated with profiling data. The critical regions are detected, and those parts are examined for potential implementation in hardware. The regions destined for software are then fed through a compiler back-end to generate assembly code for a processor, while the parts intended for hardware are fed to a synthesis tool (typically by f m t generating hardware description language code) for hardware implementation.
Binary-level hardwadsoftware partitioning, in contrast, would operate on binaries, as illushated in Figure I@) . This approach would reqnire that source code fmt be compiled to binaries. The partitioning tool would then read the binaries, partition, and generate an updated binary for the software part and hardware source for the hardware part. As binaries can he suaightfonvardly disassembled into assembly code, we refer to the binary level and assembly level interchangeably. At fmt glance, a binary-level approach may seem undesirable for several reasons. First, high-level information about the program, such as high-level loop consttucts, multidimensional array data, arithmetic expressions, etc., are harder to see. Second, the binary level is processor specific, However, traditional source-level hardwarelsoftware partitioning has a major practical problem that severely restricts its adoptability in real commercial environments: traditionol source-level hardware/so@are partitioning does not fit well with standard toolflows Tool flow has always been and will likely continue to be a major issue in commercial environments. One reason such partitioning doesn't fit well is because such . , partitioning requires a compiler that is able to partition. However, companies typically already have stable and trusted compilers for their embedded processors, often coupled with sophisticated integrated development environments (IDES) that include graphical debug and analysis tools. The vast majority of users of those compilers will not be performing hadwarelsoftware partitioning, and thus incorporating such partitioning into those compilers is not likely to be a priority. Furthermore, even companies doing partitioning would like to be able to move to a new compiler without having to give up their ability V, partition. Using a combined compilerlpartitioner is thus a high-risk proposition.
A second major problem with some-level partitioning is that there is o h much code that is not written at the source level. Some code may be written at the assembly level -in fact, critical code loops are rather likely candidates for such a level. Furthermore, some code may exist as object code in libraries that are linked in at the final stages before binary generation (e.g., math libraries, U 0 libraries, and operating system code).
Such code never gets read into most compilers, and thus is never part of the internal format that is partitioned. Yet, the asscmbly code and library code are prime candidates for critical kernels that should be considered for partitioning onto hadware.
Furthermore, software may come from several different s o m e languages, even for the same product -a single product may have code written in C, C++, and even Java (compiled using a native compiler). Multiple source files do not require a single compiler in current tool flows -they are instead linked at the object level.
We see that the assembly language (or more precisely, the machine language) for a given processor represents a sort of universal language for that processor. All source languages must be converted to the assembly level. Furthermore, the instruction set is very resistant to change, and any changes that do occur are typically small extensions.
The binary-level drawback of losing high-level information can fortunately be largely overcome today thanks to decades of work in decompilation, e.g., [11][12]. Decompilation methods are able to extract much high-level information. We will describe this in more detail later.
The second drawback of being processor specific is not a major problem in commercial environments. Although some research partitionem explore the use of different processors. in commercial practice, the decision as to which processor to use is made based on many non-technical factors -such as the roadmap of future generations of the processor, the stability of the processor manufacturer, the quality and stability of the sofhvare environment supporting the processor, and the past experiences with the processor. Thus, having a processorspecific partitioner is quite nasonable.
Furthermore, porting an existing binary-level hardwarclsofhvare partitioner to a new processor is not very difficult Decompilation fmt reads a binary into a processorneutral controlldataflow graph. The tool that converts a binary to that graph is relatively simple. Thus, a CAD vendor supplying a binary-level hardware/software partitioner would be able to easily support a wide variety ofprocessors.
An additional advantage of binary-level partitioning is that software performance and sue estimation is extremely accurate.
Looking to the future, we note several successes in dynamic. 
Evaluating Improvement Potential for Microprocessor/Configurable-Logic Chips
We first sought to determine the s m u p possible by map pin^: critical loops of embedded applications onto configurable logic of a modem single-chip microprocessorlconfigurable-logil: device. Many programs spend much of their time in small loops. Such loops would be excellent candidates for re-mapping to hardware, since speeding them up can have a big impact 0 1 1 overall performance, and since they may not require tcu much hardware. We sought to determine the potential improvements that could be obtained by re-mapping hquently executed smdl loops from software to onchip configurable logic.
Benchmarks and Loop Analysis
We examined several examples from Motorola's Powerstone [27] benchmark suite: a voice encoder (odpcm), a cyclic redundancy check (crc), a data encryption standard (des), an engine controller (engine), a fax decoder k3fb.r). a P E G decoder (ipeg), a handwriting recognizer (summin), and a modem encoderldecoder (~4 2 ) .
We executed each example, The implication of this Imp analysis is that by remapping just a small amount of code to configurable logic, we have the potential to achieve significant overall performance and wwer improvements.
Partitioning Method
Our general method of using the configurable logic for improvement consisted of moving as much of the software execution as possible onto the logic. Thus, based on the analysis + of the loop regions of a given program, we tried to move the most time-dominating software regions onto the logic. Such partitioning was limited by the size of the logic, so we sometimes had to instead move the second most timedominating region. Since our estimations were done for a hypothetical singleship MIPSIFPGA device, we needed to use area and power characteristics of real FPGAs. We chose to use the Xilinx ViltexE systems for this purpose. We used the area and power of the XCVSOE, XCVIOOE, and XCVZOOE. For each example, we used the smallest FPGA that the example could fit in, in order to reduce quiescent power. The Xilinx V i x E devices are not singlechip microprocessorlFPGA designs. We are simply using the Xilinx devices in order to estimate characteristics of the FPGA in our hypothetical system, which is based on the architecture of the Triscend single-chip micmprocessor/configurable-lopic devices [33]. We have previously investigated partitioning [32] on the Triscend E5 and A1 chips. We plan to test b w -l e v e l partitioning on these systems in the near fume.
Our target architecture is shown in Figure 2 , which is based on the architecture found in Triscend's products. The main difference between OUT architecture and the Triscend architecture is the absence of a DMA. We exclude a DMA h m our architecture because the execution of the software and hardware is mutually exclusive. Communication between the microprocessor and coafigurable system logic (CSL) takes place via shared memory and several direct signals, We implemented each partitioning hy replacing the selected software regions with handshaking behavior. The software would activate the CSL using a start signal, and then wait for the CSL to set a done simal. The microorwessor enters a low- 
Performance and Power Evaluation
We used the testbenches that come with the Powerstone benchmarks to generate dynamic power and performance data for the benchmarks.
We used a simulation-based approach for performance and power evaluation. We ran each example on a MIPS architectural simulator [17] that outputs the number of cycles that a program executes, taking into account pipelining and stalls (average cycle-per-instruction for the benchmarks was 1.6). The configurable logic cycles were determined by creating synthesizable MIDL code and then analyzing that code, pessimistically assuming a region always executed its longest path (meaning improvements would actually be better than those we report).
In order to determine microprocessor power, we used the power of a typical MIPS core [28] that is fabricated using 0.18 micron technology. We assume a clock sped for the MIPS of 100 MHz at a supply voltage of 1.8 V. We used Xihx's Vitex Power Estimator 1361 to estimate power for each example. also utilizing a 0.18 micion FPGA t&hnology (in partic;l&% the XCVSOE. XCVIOOE. and XCVZOOE).
We estimated total power in' the following way: by analyzing the Triscend E5 device [33], we estimated for the MPS-based system that the interconnect power, namely the power consumed by the system buses and shared memory, would be about 0.1 W. Furthermore, we are assuming a lowpower state of 25% of the active state on the microprocessor [23] , and the CSL's low-power state consisted only of quiescent power, and we thus used the following equation to compute total power:
Total power = %Sw Psr + %CSL* @eL + .25*P,) t Interconnect Power + Quiescent Power power state while waiting for the CSL io finish executing, and the CSL enters a low-power state by not executing while waiting for the microprocessor. Our results could be further improved by considering executing the CSL and microprocessor in parallel when data dependencies allow this, Table 1 ~ummrizes the relevant h p data for our benchmarks. Sue indicates the total number of instructions in the prognun, while Loop Instr is the number of instructions in the region@) moved to hardware. Loop Time is the percentage of total execution time taken by the region(s). CSL Sue is the number of configurable logic blocks required by those regions. Gates is the equivalent number of gates.
where %Sw is the percent of time spent in software, %CSL the percent time spent in the CSL, Psw is the power of the software when the microprocessor is active, and PcsL is the power of the CSL when active.
Potential ImprOVeUlentS
In order to determine potential improvements, we manually converted the C code for the frequent loops into VHDL. This was done by manually extracting parallelism h m the C code and then creating the appropriate hardware. We modified the hardware until the longest delay allowed for a clock fiequency of 100 MHz. Since the implemented loops were generally very small, reaching the desired clock hquency was not difficult. Greater speedup could he achieved by performing optimizations such as loop unrollimg, pipelining, etc.
The left half of Table 2 shows the performance, power and energy data for partitioning the examples at the source level. The Sw column represents the total cycles required by an all software solution. b o p in sw indicates how many cycles were required by the regions that we planned to move to the configurable logic. Loop in CSL indicates the cycles required when the regions were moved to confignrable logic, and SwlCSL represents the total cycles after partitioning. A is the area in gats of the custom hardware for the loop. P is the overall power of the system in Watts. %E is the percentage energy improvement. S is the speedup. The average speedup achieved through source-level partitioning was 1.5. I The energy savings are a modest 27%. due to the power increase of using configurable logic. However, as low-power configurable logic finds its way onto these devices, and voltage scaling becomes more common, those energy savings will likely increase tremendously.
Note that the speedup was achieved by moving less than 3% of software to configurable logic (as seen in Table I ) -an average ofjust 30 lines of assembly code.
Initial Studies using a DecompilationBased Approach
In order for binary-level partitioning to achieve acceptable results. there are a number of issues that must be dealt with. One of the largest problems is that much high-level information is lost during the compilation process. For example, all control statements, such as loops and if statements, are implemented using jumps and branches. Also, high-level data structures, such as arrays and structures, do not exist at the assembly level.
' The hest possible case (assuming the loops were implemented in zero time) is 1 . + I .
1.1 1.4
1.4
Another major problem is that regions of code that con&in jumps whose target is determined at runtime cannot he implemented efficiently in hardware. Assembly code also tends to use many tempomy registers in order to implement a highlevel expression. These registers must he removed in order to produce efficient hardware.
A major issue with binary-level partitioning is that .be results are dependent on the assembly code produced by a compiler or assembly programmer. For example, a compiler may choose to implement a typical move instruction by using an add with an immediate value of zero. This implies that constant propagation must be performed, otherwise an adtler would be included nnnecessarily. Also, since code and data are impossible to distinguish at the binaty level, a partitioning bml mmt assume that the code is completely separated h o r n data, or must determine dynamically if a location is actually an instruction. As a first attempt at hardware generation from assemldy code, we hied binary translation techniques, converting mich assembly instruction into a corresponding state in a VHDL state machine. There was little performance to gain *om this approach, since most high performance processors have a CPI (cycles per instruction) close to 1. For slower processors, such as an 8051, which have a CPI typically ranging from 4 to 12, this technique may he more effective. The largest disadvantage of this approach is that each time the hardware partition executes, the values of all required registers need to be read by the custom logic. This can add much overhead that in some cases causes performance to decrease. In addition, the area of designs based on binary translation was much larger thah a high-level approach.
We see that the standard binary translation methd imposes much overhead. The main problem with this approach is that translation is done per instruction, and no high levelinformation is used to optimize the hardware. Alternatively, we can use decompilation to recover as much high-level information as possible and thus produce a more efficient hardware implementation.
Our hardware generation approach using decompilatiori is illustrated in Figure 3 . This corresponds to the hardware generation component in Figure I Contml flow-analysis is generally performed during decompilation in order to recover high-level control statements, such as if statements and loops. At this point, our control-flow analysis consists of only basic block determination. Eventually, we will extend this to detect loops with fixed bounds, so that we can perform loop unrolling and other optimizations.
FSM (finite-state machine) scheduling is performed following data-flow and control-flow analysis. We describe the HDL of the region as a FSMD (FSM with data) model. Therefore, FSM scheduling consists of mapping groups of bighlevel statements into states in a finite state machine. The most basic example of FSM scheduling is mapping basic blocks into a single state. Scheduling basic blocks to states simplifies the decompilation process because recovery of high-level control statements is unnecessary. Since all control statements jump to basic blocks, they can simply be implemented as state transitions. After FSM scheduling has been performed, the HDL is passed to an RTL (register-transfer level) synthesis tool that creates a netlist.
We could simplify the process of hardware generation by converting the assembly to high-level HDL (hardware description language) code and using behavioral synthesis. Since one of the main tasks of behavioral synthesis is to create a f~t e state machine for the high-level description, this would completely eliminate the need to perfom FSM scheduling. However, using behavioral synthesis would require more detailed control-flow analysis in order to recover high-level control statements such as if statements and loops. We have recently begun performing the decompilation process described in [I I], converting assembly into high-level VHDL. At this point, the behavioral synthesis tool we use is unable to schedule the loops at the desired clock frequency without having to add extra clock cycles.
Type analysis is also generally associated with decompilation. However, since high-level types have no effect on the HDL code, our approach is greatly simplified by ignoring type analysis.
Results from the decompilation approach are shown in the right half of Table 2 . The most interesting resnlt is that the average speedup is 1.4, nearly the same as the 1.5 speedup kom the high-level approach. This is significant because it implies that decompilation-based binary translation can achieve similar speedup as partitioning at a higher level.
The energy savings are lower than the high-level approach, averaging 13% savings. The main reason that the energy savings are less than a high-level approach is because of the increased power consumption. This results from a less efficient implementation of the loops in the CSL. When the application is compiled, high-level operations may be transfomed into different types of assembly operations and high-level information may be lost.
Therefore, when decompilation occurs, the recovered high-level operations may look different than the original code and may be less efficient in hardware.
This can resnlt in larger hardware partitions. The hardware for 
Conclusions
Hardwardsoftware partitioning at the software binary level has many practical advantages important for commercial adoption of the technology. We have shown that such partitioning can compete with traditional source-level hardwardsoftware partitioning in terms of software speedup, thanks to the use of basic decompilation methods. Future work includes using more sophisticated decompilation methods to reduce hardware area and power, to use more aggressive parallelizing tecbniqnes found in a few partitioners to achieve more dramatic speedups, and to eventually investigate transparent dynamic hardwareisoftware partitioning,
